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Abstract—Flying Capacitor (FC) multilevel pulse width mod-
ulated (PWM) converters are an attractive choice due to the
natural voltage balance property. During start-up of the con-
verter, care has to be taken that the power switches are not
exposed to voltage overstress due to uncharged capacitors. A
flying capacitor self-precharge technique is proposed which, by
making use of natural balancing and a DC-bus rate control,
makes the capacitors balance with a zero average load current.
The DC-bus rate control depends on the capacitor voltage balance
dynamics. The regular PWM natural balancing technique gives
good results for even-level single-leg converter self-precharge, for
odd-level converters a special switching pattern is necessary.
I. INTRODUCTION
Multilevel converters were developed as a result of a
growing need for higher power converters, [1], [2]. In order
to achieve this higher power rating, the voltage and current
capabilities of the devices used in the converter need to be
increased. Current insulated gate bipolar transistor (IGBT)
technology extends up to 6.5 kV 900 A per switching device.
Converters that make use of a series connection of switches,
allow for the use of switches with reduced voltage ratings.
These lower voltage switches have lower switching losses and
can switch at a higher frequency. Higher switching frequencies
and a smaller voltage step capability result in higher quality
switching waveforms.
Flying capacitor multilevel converters are an attractive
choice due to the natural voltage balance property. The natural
balancing is achieved by applying a phase shifted carrier PWM
(PSCPWM) method. The balancing of the capacitors is driven
by load current high order harmonics, [3]-[6], namely, by the
capacitor ”voltage unbalance” excessive energy dissipation in
the converter load by switching harmonics in the load current.
Though it is accepted to consider a simplified series LR-load
model, practically high frequency loss mechanisms like skin-
effect and PWM eddy current core losses are expected to make
voltage balance rate faster.
FC literature survey shows that so far the engineering
community is convinced that flying capacitors precharge is
a complex task that may be considered as a FC converter
serious disadvantage. Statements as “Additional circuits are
also required to initialize the capacitor charge”, [7] and
“Precharging all the capacitors to required voltage level at
start-up is complex”, [8], make one believe it can be a serious
drawback for FC converters.
R
S1
S1
S2
C1
CDC
SPC
SPC
VDC
2
VDC
2
S2
L
RPC
RPC
CDC
A
B
an
Fig. 1. Three-level flying capacitor multilevel converter circuit topology.
It is this paper’s goal to show that the common spread
opinion about FC converter precharge complexity to a certain
extent is a myth and, given DC power supply voltage build-up
rate control at start-up, flying capacitors may be precharged
to their required balanced voltage levels at virtually no cost.
This can be done with no change to the converter’s topology
and by using as much as possible the normal control of the
converter and its switches.
II. SELF-PRECHARGE FOR THREE-LEVEL FC CONVERTER
The topology of a three-level single leg FC converter is
depicted in Fig. 1. In all FC converter topologies, each pair of
switches (as S1, S1 and S2, S2) are switched complementary.
The pulse width modulation (PWM) strategy used for this
topology incorporating the natural balancing mechanism is
depicted in Fig. 2. When the normalized voltage command
D is above carrier c1 (c2), switch S1 (S2) is turned on; when
below carrier c1 (c2), switch S1 (S2) is turned on.
With the start-up of the converter, capacitor C1 is expected
to be discharged, so the voltage over the capacitor equals zero.
The capacitor can be regarded as a short circuit. Points A and
B in Fig. 1 are at the same voltage and at that point there
is in fact a two-level converter, with only switches S2, S2.
When suddenly a voltage VDC is put on the DC bus, voltage
overstress can occur on these switches.
To avoid overstress of the switches, it is required that
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Fig. 2. Natural balancing PWM strategy for three-level FC converter with
D=0.
capacitor C1 has a voltage which is consistent with Vdc. This
can be done by increasing the voltage on the DC-bus slowly. A
simple approach to achieve this is by placing a resistor (RPC ,
precharge resistor) between the power supply and the DC-bus
capacitors CDC . This gives following time constant for the
DC-bus voltage rise when no extra load is presumed:
TPC = RPCCDC . (1)
After precharging, switches SPC are closed, shorting resis-
tances RPC . This way extra losses during normal operation are
avoided. This circuit can already be found in normal converters
to avoid large charge currents while turning on the DC power
supply.
During the precharging, the load current must be under
control and as close to zero as possible. To achieve this, a
normalized voltage command of D=0 is chosen. As depicted
in Fig. 2, D = 0 for a three-level converter results in a
zero output voltage on average on a switching period for
an arbitrary capacitor voltage and pure zero for a perfectly
balanced capacitor. When the capacitor has zero voltage, the
output voltage van switches between VCDC , the voltage over
the DC-bus capacitors, and −VCDC with a duty ratio of 1/2.
The switching of the output voltage van results in currents
which will balance the capacitors. Charging of capacitor C1
with a voltage step on the DC-bus is depicted in Fig. 3.
Parameters used in this simulation are: R=1.5Ω, L=1mH,
C1=500µF, Tpwm=410µs.
For a three-level FC converter with zero voltage command
(D=0), voltage balance exponential dynamics time constant is,
[9],
T =
48L2C
RT 2PWM
. (2)
Formula (2) and other time constant estimations in this paper
assume inductance dominated load on switching frequency:
Tpwm < TL =
L
R
, (3)
meaning low ripple current. Another requirement is a relatively
low capacitor ripple voltage that allows effective averaging
on a switching period to calculate average voltage balance
dynamics. If (3) does not hold, then the actual voltage balance
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Fig. 3. Self-precharge of capacitor C1 of a three-level FC converter with
voltage step on DC-bus, T=0.096s.
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Fig. 4. Self-precharge of capacitor C1 of a three-level FC converter with
making use of RPC .
time constant is larger than that predicted by formula (2).
On the other hand, unaccounted additional high frequency
load loss mechanisms, like skin-effect, PWM eddy current and
hysteresis core loss, make voltage balance dynamics faster.
The time constant of equation (2) can now be used to
calculate a time constant for the voltage on the DC-bus
capacitors. By taking a time constant for the DC-bus voltage
(1) which is sufficiently larger, e.g. two times the balancing
time constant, the voltage over capacitor C1 can follow the
DC-bus voltage, as is depicted in Fig. 4. This way the voltage
over every switch is never higher than the voltage in normal
use. There can also be noticed that the current ripple stays
smaller because the DC-bus and the flying capacitor voltage
gradually rise.
The capacitor voltage balancing time constant depends on
the load parameters. If the load of the converter is not primarily
known, a special precharge load can be connected only for the
self-precharge balancing, or a balance booster can be used
for the self-precharge and during normal operation of the
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Fig. 5. Four-level flying capacitor multilevel converter circuit topology.
converter, [6].
III. SELF-PRECHARGE FOR FOUR-LEVEL FC CONVERTER
The topology of a four-level single leg FC converter is
depicted in Fig. 5. To create four levels on the output, now
two flying capacitors and three pair of switches are needed.
To control these three pair of switches while incorporating
the natural balancing mechanism, three carrier waves are
necessary to define the switching states pattern for a given
normalized voltage command D. The three carrier waves can
be ordered using two different modulation strategies. The first
strategy can be referred to as the lead strategy because the
carrier wave c1 leads c2 and c2 leads c3, as depicted in Fig.
6(a). For the alternative, the lag modulation strategy, the carrier
wave c3 leads c2 and c2 leads c1, as depicted in Fig. 6(b). As
may be observed, the lag modulation strategy generates inverse
switching states sequence with respect to the lead modulation
strategy.
As follows from the modulation strategies, it is impossible
to get a constant zero load voltage VL for D=0 and balanced
capacitors. Instead, a switching voltage between Vdc3 and
−Vdc3 , with zero mean voltage, is applied over the load. This
zero mean voltage results in a zero mean load current.
A. Ideal switches without anti-parallel clamping diodes
In the theoretical work regarding step response time con-
stants and oscillation frequencies, ideal switches and the lack
of anti-parallel clamping diodes are assumed, [10]. Otherwise
the clamping diodes would introduce non-linearities which are
hard to take into account.
For a four-level FC converter, under the assumption (3), the
flying capacitor voltages show an oscillating step response for
a step in the DC-bus voltage. For a zero normalized voltage
command D = 0, the voltage balance angular frequency and
damping time constant amount to, [10]:
ω =
Tpwm
12L
√
C1C2
, (4)
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Fig. 6. Natural balancing PWM strategy for four-level FC converter, lead
and lag strategies.
T =
648L2C1C2
5RT 2pwm (C1 + C2)
. (5)
The capacitor voltages step response on a DC-bus voltage step
for a four-level FC converter with ideal switches, using the
same parameters as for the three-level converter with equal
capacitor values (C1 = C2) and using the lead modula-
tion strategy, is depicted in Fig. 7(a). The one for the lag
modulation strategy is depicted in Fig. 7(b). For the lead
modulation strategy, the oscillating voltage component of the
first capacitor leads that of the second capacitor. For the
lag strategy, the oscillating voltage component of the first
capacitor lags that of the second capacitor.
B. Real switches with anti-parallel clamping diodes
Real FC converters use switches with anti-parallel clamping
diodes, like IGBT’s with an anti-parallel clamping diode in
the same package. This has some consequences when these
switches are used for the self-precharging of the capacitors:
• The capacitors can not have a negative voltage.
(due to the clamping diodes, but also because mostly
electrolytic capacitors are used)
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(a) Lead modulation strategy
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Fig. 7. Self-precharge of the flying capacitors of a four-level FC converter
with voltage step on DC-bus and ideal switches without anti-parallel clamping
diodes.
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(a) Lead modulation strategy
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Fig. 8. Self-precharge of the flying capacitors of a four-level FC converter
with voltage step on DC-bus and anti-parallel clamping diodes.
• There exists an order in capacitor voltages:
VC1 ≤ VC2 ≤ VC3 .
Both properties have an influence on the step response as non-
linearities are introduced. The capacitor voltage step response
for the lead modulation strategy is depicted in Fig.8(a), the
one for the lag modulation strategy in Fig. 8(b). For the
lead modulation strategy, the oscillating voltage component of
the first capacitor leads that of the second capacitor, but the
clamping diode clamps the voltage of the second capacitor to
that of the first capacitor. Both capacitors are then connected
in parallel. Both capacitors are now charged at the same time
until the first capacitor reaches its norminal voltage. The total
balancing is now slightly faster and with a smaller amplitude
of the oscillations, making it acceptable to use the ideal
equations.
The time constant T, from equation (5), can be used to find
a DC-bus voltage rise time constant. Similar to the three-level
case, precharge resistors RPC can be used. The resistors RPC
can be calculated so the DC-bus voltage rise time constant is
around double the balancing time constant (5). The balancing
time constant for the given parameters is 0.129. For DC-bus
capacitors of 470µF and a DC-bus time constant double of the
balancing time constant, RPC is 551Ω.
The capacitor voltage responses, using the calculated RPC ,
for the lead and the lag modulation strategies are depicted
in Fig. 9). The influence of the modulation strategy on the
capacitor voltage response is not very significant because the
change of the DC-bus voltage is small enough.
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(a) Lead modulation strategy
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Fig. 9. Self-precharge of the flying capacitors of a four-level FC converter
with making use of RPC .
IV. SELF-PRECHARGE FOR FIVE-LEVEL FC CONVERTER
The topology of a five-level single leg FC converter is
depicted in Fig. 10. To create five levels on the output, now
three flying capacitors and four pairs of switches are needed.
This time four carrier signals are needed to define the
switching states pattern, as depicted in Fig. 11. Here only the
lead modulation strategy is depicted, but also for the five-level
case a lag modulation strategy can be considered. For the lag
modulation strategy, the order of the carrier signals is reverted,
resulting in a switching states sequence which is the inverse
of the one of the lead modulation strategy. As follows from
the switching states pattern, there will be a pure zero output
voltage for D = 0 and perfectly balanced capacitors.
Simulations for a DC-bus voltage step response, for ideal
switches without anti-parallel clamping diodes, are depicted in
Fig. 12. For these simulations the same parameters as previ-
ously were used with equal capacitor values (C1 = C2 = C3).
The voltages of capacitors C1 and C3 are opposite to each
other and the voltage of capacitor C2 oscillates to its nominal
voltage.
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Fig. 10. Five-level flying capacitor multilevel converter circuit topology.
t
t
VDC
2
VL
0
1
0
VDC
4
1234
c1 c2 c3 c4
1234 1234 1234
D
Fig. 11. Natural balancing PWM strategy for five-level FC converter, lead
modulation strategy
The flying capacitor’s voltage dynamics are dependent on
two time constants. One aperiodic time constant controlling
the common mode voltage of capacitors C1 and C3, [11],
(for 0 ≤ D < 0.5):
TA (D) =
48L2 (C1 + C3)
RT 2pwmD
2 (3− 4D) . (6)
For D → 0, this time constant TA tends to infinity, which
corresponds to the results from the simulation. The second
time constant controls the balancing of the excessive unbalance
energy between capacitors C2 and both C1 and C3, [11],
(for 0 ≤ D < 0.5):
TP (D) =
384L2 (C1 + C3)
RT 2pwm [16D3 − 3 (F + 6)D2 + 2 (F + 2)]
, (7)
with C123 the equivalent capacitance of the three series
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(a) Lead modulation strategy
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Fig. 12. Self-precharge of the flying capacitors of a five-level FC converter
with voltage step on DC-bus and ideal switches without anti-parallel clamping
diodes.
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Fig. 13. Self-precharge of the flying capacitors of a five-level FC converter
with voltage step on DC-bus and anti-parallel clamping diodes.
connected capacitors:
F = F (C1, C2, C3) =
C1 + C3
C2
+
C1
C3
+
C3
C1
. (8)
The same simulations for real switches with anti-parallel
diodes are depicted in Fig. 13. The non-linearities, introduced
by the clamping diodes, allow self-precharge in this case. A
simulation with first order DC-bus voltage rise is depicted in
Fig. 14. It can be concluded that the non-linearities only allow
self-precharge for fast DC-bus build-up rates. This makes this
self-precharge method unusable in this case as fast DC-bus
build-up rates lead to voltage overstress on the switches.
V. SELF-PRECHARGE FOR HIGHER LEVEL FC CONVERTERS
The suggested approach for the self-precharge (using regular
PWM with D = 0) works for FC converters with even
levels as they have only oscillating decaying voltage balance
components with a time constant that is small enough to ensure
a good balancing. An example of the self-precharge of a six-
level FC converter is depicted in Fig. 15.
For an odd number of levels (5-, 7-, ... level) there is an
aperiodic voltage balance dynamics term with a time constant
which tends to infinity for D → 0 and creates potential self-
precharge problems. A general solution for this is a special
self-precharge switching pattern, preserving the zero mean
load current, but altering the capacitor voltage balancing time
constants. This is a topic for future research. Fig. 16 shows
the example for a seven-level converter.
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Fig. 14. Self-precharge failure for slow DC bus ramp-up rate for a five-level
FC converter with lead modulation strategy.
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Fig. 15. Self-precharge of the flying capacitors with making use of RPC
for a six-level FC converter with lead modulation strategy.
VI. CONCLUSION
A self-precharge method was proposed for FC converters
which uses the natural balancing property of the PSCPWM
strategy with a normalized voltage command of D = 0 and
a controlled DC bus voltage ramp-up rate. This method is an
easy to implement and to control self-precharge method. It
does not need special adaptations to the system.
For even level FC converters this method works, resulting in
a self-precharge of the flying capacitors without voltage over-
stress on the switches. The balancing time constant depends
on the load connected to the converter.
For odd level FC converters, this method does not seem to
be sufficient to garantee an accurate balancing of the flying
capacitor voltages, except for a three-level where is balancing
is trivial. This is due to the aperiodic time constant in the
voltage balancing which becomes infinite when D tends to
zero. This can be solved by using a different switching pattern
and not just keeping D = 0. This will be investigated in further
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Fig. 16. Self-precharge failure of the flying capacitors with making use of
RPC for a seven-level FC converter with lead modulation strategy.
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